



# PCIe® CEM Previews

**Dan Froelich**  
**CEM WG Chair**  
**Intel Corporation**

# Disclaimer



The information in this presentation refers to specifications still in the development process. This presentation reflects the current thinking of various PCI-SIG® workgroups, but all material is subject to change before the specifications are released.

- **PCIe® 5.0 Rev 0.3 and 0.5 Direction**
- **PCIe 4.0/5.0 CEM Goals and CEM Connector Direction**
- **PCIe 4.0 Tx Limits and Test Fixtures**
- **Summary and Conclusions**

# 5.0 CEM .3



- **The 5.0 signaling rate addition is 32GT/s NRZ**
- **A mechanically backward compatible surface mount CEM connector will be defined supporting all signaling rates up to 32GT/s**
- **The through-hole connector definition will not be extended for 5.0 CEM to 32GT/s**
- **Only managed hot-plug will be supported for 5.0 CEM**
- **The 5.0 CEM mechanically backward compatible surface mount connector will support the common clock architecture**
  - A 5.0 CEM mechanically backward CEM connector must be able to provide a common reference clock
  - SRIS is allowed as an option for use cases such as bridging to other form factors

- **The 5.0 CEM specification will support higher power add-in cards up to 500W**
  - Higher wattages will also be considered
  - Cooling options for higher wattage cards will be addressed
  - Additional/new power connectors may be defined
- **The 5.0 CEM specification will consider supporting optional 24V and/or 48V power options**
  - The exact delivery mechanism(s) for these potential new options are not decided for the Rev .3
  - Provide any feedback on 24 V and 48 V options for 5.0 CEM including the following:
    - Would you like each one to be supported
    - What backward compatibility requirements would you like to see for add-in cards if the new power options are not present
    - Do you think new power connector(s) should be defined for either of these options? Provide feedback on preferences for how these new voltage options are provided
    - Should add-in cards be able to use either of the new power options along with 12V simultaneously?
    - Are new safety requirements needed?
    - Provide feedback on voltage range around 24 and/or 48 that should be supported
- **Standard Link Bifurcation**
  - Provide a standard way for an add-in card to ask for a link to be split into multiple links and standard way for root port to respond
  - Provide feedback on whether a general mechanism for this is useful in the 5.0 CEM spec
  - Provide feedback on whether you would prefer an in band or out of band mechanism
  - Provide any other feedback on preference for how you would like this mechanism to work

# Standalone Connector Requirement Targets for CEM 5.0



- Insertion Loss < -1.5 dB to 16 GHz
- Cross-talk < -40 dB to 16 GHz
- Return Loss < -10 dB to 16 GHz
- Signal integrity requirements are normalized to 85 Ohms
- Assume add-in card gold-finger length can be reduced to at least 3 mm
- Assume there will be some type of small width spike averaging/exclusion that allows small deviations above these targets
- Assume additional motherboard side ground vias could be added
- Please provide any feedback on these standalone connector requirements and assumptions

# CEM 5.0 Si Improvement Targets



- **Reduce Size of Add-in Card Gold Finger Pads to 3.0 x 0.6 mm**
- **Update SMT Footprint**
  - Double ground vias
  - Slightly smaller pad dimensions
- **Updated Rules on Depth and allowed Partial Voiding under the AIC Edge Finger**


# PCI Express® 4.0/5.0 CEM Goals



- **Full backwards interoperability with PCIe 1.x, PCIe 2.x, PCIe 3.x**
- **Same channel reach as for PCIe 3.0 with improvements**
  - Client: 10-14 inch, one connector
  - Server: 20 inch, two connectors – requires a Retimer
    - Two connectors without Retimer very challenging for PCIe 5.0 32GT/s
  - PCIe 5.0 (32GT/s) – Many PCBs will use Meg-6+ class materials
- **Minimize required changes to the connectors, card form factors, or material**
- **Minimal changes to the measurement methodologies from those used in the PCIe 3.x specifications**
  - Use eye diagrams (jitter/voltage margin requirements). Minimize additional new requirements.



# Minimum 4.0 Target Connector Performance



**High Degree of Confidence That Backwards Compatible Solutions Possible**


# 4.0 Connector Enabler Conclusion



- **These enablers indicate that a thru-hole solution is feasible with the same motherboard pinout as 3.0**
- **CEM 4.0 references both approaches (improvements to work with existing thru-hole pinout vs SMT connectors)**
- **4.0 CEM supports and specify both thru-hole and SMT connectors**
- **Built test boards to obtain lab data for each potential enabler with both through-hole (PTH) and surface mount (SMT) connectors**


# Signal & Ground Pin Assignment

- **The pin assignments in the connector are non-uniform**
  - Note that the quantity of ground pins (Black) adjacent to the diff pairs are “Single” or “Double”
  - The electrical behavior of pairs having “Single” or “Double” grounds differs
  - Test board experiments target single or double ground, or a combination



# Test Layout 1: Baseline






- The trace between the via and ground finger is not addressed in the CEM spec
- The length, width, and shape of the ground trace has been implementation specific
- The ground traces, above the ground finger, may be straight, like here ↗ or hockey-stick, etc.
- For this baseline test, use these common PCIe 3.0 edge finger dimensions
  - 2mm long, 0.508mm (20 mil) wide ground trace, as shown



# Baseboard – Thru-hole, No Via Stub

- AIC Baseline cluster. No improvements to card.


- FEXT/NEXT spike near 7-8GHz



# Test Layout 2: Adjacent Ground Vias

## ○ Test 2a One via per finger


- Fewest drills
- Not joining adjacent grounds
- Vias must fall between fingers to permit the escape of signals on the back side
- Most vias are reused by the ground fingers on the reverse side of the PCB



## ○ Test 2b Two vias per finger

- More drills, risk of mechanical weakening
- Adjacent grounds are joined
- Additional vias for backside doubles shown




1mm pitch with 10 mil drills  
results in 25% reduction in  
PCB "web" width (vs. no vias)



# Baseboard – Thru-hole, No Via Stub



## Improved AIC Test

- Lower ground
- Joined double Gnd



m3  
freq=7.410GHz  
dB(S(1,4))=-36.725  
dB(S(1,6))=-56.311  
dB(S(3,6))=-39.717  
dB(S(2,3))=-37.302  
dB(S(2,5))=-83.463  
dB(S(4,5))=-40.696

m2  
freq=7.060GHz  
dB(S(1,4))=-36.869  
dB(S(1,6))=-51.127  
dB(S(3,6))=-39.988  
dB(S(2,3))=-37.328  
dB(S(2,5))=-51.190  
dB(S(4,5))=-41.383




m6  
freq=5.860GHz  
dB(S(1,3))=-39.712  
dB(S(3,5))=-43.523  
dB(S(1,5))=-60.995  
dB(S(2,4))=-48.134  
dB(S(2,6))=-69.565  
dB(S(4,6))=-45.767

Good suppression of  
FEXT/NEXT

# Cross-talk w/wo Termination


No termination resistors

Measured Differential Deembedded FEXT 85 Ohm




Resistors on both ends

Measured Differential Deembedded FEXT 85 Ohm



Resistors on one end  
(add in card only)

Measured Differential Deembedded FEXT 85 Ohm





Color code for crosstalk

Lane 0 ↔ Lane 1   Lane 1 ↔ Lane 2   Lane 0 ↔ Lane 2



# Add 2 Baseboard Ground Sentry Vias



## ○ Adding two vias per sideband pin improves the worst case FEXT

- Lane 0 ↔ Lane 1 FEXT drops by about 4.5dB across much of the 0-8 GHz band
- Lane 1 ↔ Lane 2 largely unaffected  
Lane 0 ↔ Lane 2 are

# Simulation Results Example

## ○ All Enablers Except Sentry Vias

Lane 0	Lane 1	Lane 2		Lane 0	Lane 1	Lane 2
9.58	19.15	23.39	← No Termination →	14.40	19.15	22.55
17.36	21.75	23.28	← Terminate Board end 1pF →	18.65	21.65	22.45
16.30	21.99	22.75	← Terminate Card end 1pF →	19.35	21.80	21.85
19.55	22.28	23.50	← Terminate Both ends 1pF →	20.25	22.05	22.65
19.28	22.22	23.54	← Terminate Both ends 10pF →	20.00	22.05	22.65
30.14	30.52	30.12		25.15	25.65	25.10

## ○ With Sentry Vias (4 per Sideband)

Eye Height (higher is better)			Sentry vias & other enablers	Eye Width (higher is better)		
Lane 0	Lane 1	Lane 2	Termination variation	Lane 0	Lane 1	Lane 2
30.14	30.52	30.12	← No Connector →	25.15	25.65	25.10
23.27	24.93	24.36	← No Termination →	22.55	23.35	22.95
23.27	24.93	24.36	← Terminate Board End →	22.55	23.35	22.95
24.65	24.86	25.12	← Terminate Card End →	23.20	23.05	23.25
25.33	25.51	25.14	← Terminate Both Ends →	23.95	24.25	23.15


# Required Connector Enabler Summary



- **Adjacent Add-in Card Ground Vias (15 mil maximum distance)**
  - Joined double grounds
- **Sentry Vias in the Base Board Pinfield (min 2)**
- **AC Sideband Termination on Add-in Cards**


***Minor PCB Changes Enable 3.0 Through-Hole CEM Connector to Work for 4.0***

# AC Sideband Termination



**AC Sideband Termination 4.0 CEM Specification Targets are 43 ohm and 1 pf**

# Surface Metal Keepout Region Below Edge Finger Pads



# PCIe 4.0 CEM Connector Test Results



- **Testing results over several vendors and parts with standalone 4.0 test fixtures produced mixed results**
  - Several vendors/parts 3.0/4.0 PTH connectors look great with improvements
    - IL < 1.5 dB to 8 GHz
    - RL < 10 dB to 8 GHz
    - Cross-talk < 40 dB to 8 GHz
  - Several vendors/parts show IL/cross-talk spikes around 8 GHz
    - IL spikes to ~ 3 dB
    - Cross-talk spikes to ~20 dB
    - Link impact for these cases may not be significant <1" – but requires careful analysis

**Multiple vendors/parts meet 4.0 CEM targets with improvements**

# PCI Express 3.0/4.0 Channel Analysis



## ○ Client


- Motherboard and adapter
- 1 PCIe connector
- No vias other than connector
- Routed as mstrip
- Channel length: ~10-14"

## ○ Server

- Motherboard, riser card, and adapter
- 2 PCIe connectors
- Several vias on motherboard
- Routed primarily as stripline
- Channel length: ~20"
- Requires Retimer for 16GT/s


## ○ Channel analysis includes corner cases

Typical Client topology



Seg	Description
A	MCH PKG (transmitter)
B	Break Out
C	MB Main 7"
D	MB post cap
E	Add in card main 3"
F	Add in card PKG Break out
G	Add in card PKG (receiver)


2 Connector Server topology



**PCIe 4.0 targets support for the same channels and lengths as PCIe 3.0**

**Longest 2 connector channels will require Retimer**

# 32GT/s Base Rx Calibration





## 5.0 Prototypes Build with CEM Connector

Typical Lab Calibration Values: Loss – 38 dB, Diff Swing 720 mV, Sj 3 ps, Diff Interference 20 mV



# CEM 4.0 Tx Limits – System Tx Example


Real channel  
(shown reference packages)



14mV DM Eye:  
15mV\0.3UI  
**10mV DM Eye:**  
**19mV\0.352UI**


- Reduce noise from 14mV to 10mV
- Simulate to find System TX 4.0 CEM Eye
- This gives the System TX CEM Eye using a simplified approach

# PCIe 4.0 (Add-in Card) Tx Signal Quality Test at 16GT/s



**5.0 Target is same Variable ISI Model – Loss Target Including CEM Connector TBD**

# PCIe 4.0 (Add-in Card) Rx Stressed Eye Calibration at 16GT/s



**5.0 Target Is Same Model With 35-38 dB End to End (Including Package) Loss**

# Summary and Conclusions



- **CEM Connector improves for PCIe 4.0 at 16GT/s**
  - Add-in card PCB enablers for existing PTH connector
  - SMT connectors
- **Supporting existing PTH connectors with add-in card improvements and SMT connectors for PCIe 4.0 and SMT connectors for PCIe 5.0**
- **Same channel reach as for PCIe 3.0 more use of better materials and retimers for PCIe 4.0 and PCIe 5.0**
  - Client: 14 inch, one connector
  - Server: 20 inch, two connectors – with a Retimer
    - Two connector topologies without retimers very challenging for PCIe 5.0
- **Direction to make CEM reference channel same as Base RX stressed eye channel for 4.0 and 5.0**
  - CEM RX call channel/limits match Base RX without need for CEM simulation process
- **For latest PCIe 4.0 and 5.0 specifications, visit [www.pcisig.com](http://www.pcisig.com)**
  - 0.7 CEM 4.0
  - 0.3 CEM 5.0

# Back-up

*In the PCI Express Card Electromechanical Specification, change Table 6-1 in Section 6.1 Connector Pinout, page 87 as follows:*

19	PETp1	Transmitter differential pair, Lane 1	RSVD	
20	PETn1		GND	Ground
21	GND	Ground	PERp1	Receiver differential pair, Lane 1
22	GND	Ground	PERn1	
23	PETp2	Transmitter differential pair, Lane 2	GND	Ground
24	PETn2		GND	Ground
25	GND	Ground	PERp2	Receiver differential pair, Lane 2
26	GND	Ground	PERn2	
27	PETp3	Transmitter differential pair, Lane 3	GND	Ground
28	PETn3		GND	Ground
29	GND	Ground	PERp3	Receiver differential pair, Lane 3
30	<a href="#">PWRBRK</a>	<a href="#">Emergency Power Reduction</a>	PERn3	
31	PRSNT2#	Hot-Plug presence detect	GND	Ground
32	GND	Ground	RSVD	Reserved
<b>End of the x4 connector</b>				

# 4.0 Connector/Card Goals



- **Mitigate conductor geometry that impairs performance in the PCIe connector at 16GT/s**
- **Preserve full backwards compatibility among combinations of 2.5-5-8-16 GT/s connectors and Add-in Cards (AIC)**
- **Keep the standard thru-hole pinfield, for thru-hole parts (if possible)**
- **Define a common surface mount connector footprint and related specifications**
- **Build test boards and characterize and correlate models for the proposed performance enablers**

# PCIe 4.0 Experiments



## On the Add-in Card PCB:

1. **Baseline Typical 8GT/s**
2. **Adjacent ground vias (required)**
3. **Join the ground edge fingers**
4. **Narrow the ground fingers**
  - Improves overall insertion loss
  - Ground finger resistive termination
5. **Ground finger resistive termination**
  - Suppresses all resonance
6. **Place floating subsurface resonant structures beneath ground fingers**
  - Suppresses resonant insertion loss/crosstalk spikes
7. **Multi enabler experiments**

## Baseboard & Connector changes:


1. **Surface mount connector**
2. **Thru Hole with stub**
3. **Thru Hole with no stub**
4. **Thru Hole with via stub mitigation**
  - Reduces baseboard PCB via resonance



# Compare 120 mil vs. 62 mil Baseboard


120 mil baseboard

FEXT120mil PCB 122b11 BASELINE NoSBVias




062 mil baseboard

FEXT 123x thin BASELINE ECOShortFinger 0.7mm pad




# Sideband Signal Termination


- If the floating conductors are terminated with an open circuit, they can resonate, as they couple energy in/out of their neighbors
  - Multiple reflections will manifest as a spike at the resonant frequency
  - Similar results with a short circuit



# PCIe 4.0 (System) Rx Stressed Eye Test at 16GT/s




# PCIe 4.0 (System) Tx Signal Quality Test at 16 GT/s




# CEM MB Tx Test Fixture Topology

- 4" test fixture

Base Spec RX Package Structure



Source: Intel Corporation




- CEM spec pathfinding work showed better correlation with worst case E2E results with fixture with package model on test fixture
- Parameters shown for current CEM 3.0 CLB
- 4.0 CLB Potential Changes
  - Package model will change to  $\sim .3/.4 \text{ pf}$  Cpad
  - Trace length could be reduced from 4"

# Test Layout 2: Adjacent Ground Vias

- **Test 2c One via per finger**


- Fewest drills
- Join Adjacent Grounds
  - But no middle drill

Note, most vias are reused by the Rx side grounds on the reverse side of the PCB




- **Test 2d Very long ground connection**

- Worst case 6.3mm, taken from real-world layout



# Calibrating Stressed Eye: 4.0 Base Spec



**Thank you for attending the  
PCI-SIG Developers Conference 2018.**

**For more information, please go to [www.pcisig.com](http://www.pcisig.com)**

**Don't forget to submit your feedback via the mobile app!**

Download the **Crowd Compass** app and then search for **PCI-SIG Developers Conference** or entering the following URL into your mobile browser: <https://crowd.cc/s/1rKy0>

Enter event code: **DevCon2018**

Alternatively, access here: <https://crowd.cc/pcisig2018>

**Note: Create an account within the app so Admin knows who to contact if selected as the prize winner.**

**Each session feedback is provided is equivalent to 1 raffle entry (up to 11 sessions).  
General survey feedback = 1 raffle entry.**



